By Topic

High-Density Large-Area-Array Interconnects Formed by Low-Temperature Cu/Sn–Cu Bonding for Three-Dimensional Integrated Circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

High-density area-array 3-D interconnects are a key enabling technology for 3-D integrated circuits. This paper presents results of the fabrication and testing of large 640 by 512 area arrays of Cu/Sn-Cu interconnects positioned on 10-μ centers. The processes used to create the interconnects are designed to be compatible with CMOS wafer requirements. Through testing of the electrical continuity of long chains of interconnects, bond yield is estimated to be greater than 99.99% in the large arrays. The properties of Cu/Sn-Cu interconnects remain stable through exposure to thermal cycling and high-humidity testing. For applications that have a low thermal budget, bonding of Cu/Sn-Cu at 250 °Cand at 210 °C, below the melting point of Sn, is demonstrated to produce similarly high yield and alloy composition as the higher temperature bonds.

Published in:

Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 7 )