By Topic

A compact circuit for wafer-level monitoring of operational amplifier high-frequency performance using DC parametric test equipment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Z. G. Sparling ; MOSIS Service, Information Sciences Institute, Viterbi School of Engineering, University of Southern California, 4676 Admiralty Way, Marina del Rey, 90292 USA ; Vance C. Tyree ; Nathan Cox ; P. Thomas Vernier

A test structure has been developed to permit wafer-level measurement of the frequency response of an operational amplifier having a unity gain frequency on the order of 2 GHz using DC measurement equipment. This paper describes the design issues associated with implementing this test structure along with test data obtained from three commercial fabrication runs in 180 nm CMOS.

Published in:

2012 IEEE International Conference on Microelectronic Test Structures

Date of Conference:

19-22 March 2012