Cart (Loading....) | Create Account
Close category search window
 

NAND Controller System With Channel Number Detection and Feedback for Power-Efficient High-Speed 3D-SSD

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hatanaka, T. ; Dept. of Electr. Eng. & Inf. Syst., Univ. of Tokyo, Tokyo, Japan ; Takeuchi, K.

This paper proposes a NAND controller system with a NAND channel number detector for 3D-integrated SSD. The control techniques of a program-voltage generator and an I/O frequency are proposed to enhance the SSD performance. This paper presents the solutions for the problems such as the rising time degradation and the increased power consumption caused by multi-channel parallel operation. The proposed NAND channel number detector automatically detects the number of accessed channels, that is, the number of NAND chips written at the same time. Based on the number of accessed channels, the intelligent program-voltage booster adaptively optimizes the switching clock. As a result, the proposed 3D-SSD realizes both the fastest write and the lowest energy consumption. The proposed 3D-SSD increases the write speed by 60% and decreases the energy consumption of the booster by 32%. Moreover, a dynamic I/O frequency control scheme is proposed for the future high speed I/O 3D-SSD. By selecting the adequate I/O frequencies based on the accessed number of channels, the summation of the SSD and the I/O power consumption is kept below 3.5 W even if 24 channels are operated in parallel.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:47 ,  Issue: 6 )

Date of Publication:

June 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.