By Topic

A process infrastructure for architecture analysis and embedded processor development to support a technology insertion process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
J. E. Hilger ; Night Vision & Electron. Sensors Directorate, USA

Commercial off-the-shelf (COTS) technology is being advocated by many as a way to reduce costs in all aspects of systems from initial development to production and field support. Embedded processors in systems, such as those found in military platforms, are examples where the use of COTS technology offers potentially large cost savings. Another important aspect of system cost is the length of time for development. A structured methodology supported by an integrated design environment has been shown to reduce the development time necessary, thus reducing the system development cost. In this paper, an integrated design environment to support architecture analysis and development of embedded processors is described. This integrated design environment is being evaluated and brought online as part of the US Army CECOM Night Vision & Electronic Sensors Directorate process for embedded processor architecture analysis and development

Published in:

Rapid System Prototyping, 1997. Shortening the Path from Specification to Prototype. Proceedings., 8th IEEE International Workshop on

Date of Conference:

24-26 Jun 1997