By Topic

Fully parallel and fully serial architecture for realization of high speed FIR filters with FPGA's

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Sudhakar, V. ; Dept. of ECE, Nat. Inst. of Technol., Warangal, India ; Murthy, N.S. ; Anjaneyulu, L.

This paper presents fully parallel and fully serial architectures for Band pass filter. The performances of fully parallel and fully-serial architectures are analyzed for different quantized versions of representation. Filters generated using 8 bit fixed point implementation requires smaller area usage when compared to 16 bit fixed point implementation at the cost of imprecision. The proposed implementations are synthesized with Xilinx ISE 13.2 version. Family of device was Spartan 3E and target device was xa3s250e-4vqg100. The key performance metrics, namely number of Slices, Slice Flip Flops, LUTs, Maximum frequency are compared.

Published in:

Devices, Circuits and Systems (ICDCS), 2012 International Conference on

Date of Conference:

15-16 March 2012