Skip to Main Content
Power optimization is the process of generating the best design in digital VLSI circuits without violating design specifications. In this paper, the existing FPGA routing switch is compared with the proposed low-power FPGA routing circuitry. The experimental results show that the power dissipation in the proposed technique is less than the existing FPGA design.
Date of Conference: 15-16 March 2012