By Topic

Researches of Test Nodes Selection of Analog Circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xu Qing-yao ; Ordnance Eng. Coll., Shijiazhuang, China ; Cui Shao-hui ; Han Lu-jie ; Deng Shi-jie

Test nodes selection of analog circuit has great significance on fast, accurate circuit diagnosis, reduce test cost. For the lack of the current test nodes selection method of analog circuit, a test nodes selection method of analog circuit based on chaos immune clone selection optimization algorithm is presented in this paper. This method improves the efficiency and accuracy of test node selection. Finally the validity of this method is presented through circuit simulation.

Published in:

Computer Science and Electronics Engineering (ICCSEE), 2012 International Conference on  (Volume:3 )

Date of Conference:

23-25 March 2012