By Topic

Register binding and domain assignment for multi-domain clock skew scheduling-aware high-level synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Inoue, K. ; Sch. of Inf. Sci., Japan Adv. Inst. of Sci. & Technol. (JAIST), Nomi, Japan ; Kaneko, M.

Nowadays, clock skew becomes a manageable resource to improve circuits by assigning a certain clock delay to each register. However, it has been reported that implementing a large spectrum of dedicated clock delays becomes challenging in a reliable manner under several uncertainties. To overcome this limitation, multi-domain clock skew scheduling (MDCSS) has been proposed, and studied in logic- and physical-level design stages. This paper firstly introduce the concept of MDCSS into high-level synthesis, and shows that register binding and domain assignment have a significant impact on the performance of the resulting datapath. A mixed integer linear program model to optimize MDCSS-based datapath is presented, which can be used for various objectives in MDCSS-based design. Experiments on several benchmark circuits validate the effectiveness of the approach.

Published in:

Quality Electronic Design (ISQED), 2012 13th International Symposium on

Date of Conference:

19-21 March 2012