By Topic

Reading Operation and Cell Scalability of Nonvolatile Schottky barrier Multibit Charge-Trapping Memory Cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Chun-Hsing Shih ; Dept. of Electr. Eng., Nat. Chi Nan Univ., Nantou, Taiwan ; Ji-Ting Liang ; Yan-Xiang Luo

Using unique ambipolar conduction, a Schottky barrier multibit cell can be programmed using source-side electron injection and can be erased reversely using drain-side hole compensation. This paper numerically discusses the particular reading operation and cell scalability of the Schottky barrier multibit cell resulting from the presence of Schottky source/drain barriers. Forward and reverse reading schemes were examined to determine the multibit-cell state. Critical cell factors, such as channel length, Schottky barrier height, and electrode voltage, were examined to select appropriate structural parameters and operational conditions. Because of the unique Schottky source/drain barriers, the scaled Schottky barrier cell exhibits excellent short-channel immunity and retains the nature of cell reading, source-side programming, and drain-side erasing in a nanoscale regime. Preserving a compact stack-gate architecture and a thorough CMOS process, the Schottky barrier multibit cell serves as a promising candidate for use in nonvolatile embedded and commodity memory devices.

Published in:

Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 6 )