Cart (Loading....) | Create Account
Close category search window
 

Development of thermal compression bonding with Non Conductive Paste for 3DIC fine pitch copper pillar bump interconnections

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

10 Author(s)
Chien-Feng Chan ; Siliconware Precision Ind. Co., Ltd., Taichung, Taiwan ; Wen-Tsung Tseng ; Huei-Nuan Huang ; Pin Huang
more authors

High density interconnection is a key technology to realize the miniaturization trend in Integrated Circuit (IC) industry, and to reduce power consumption for next generation mobile devices. In advanced three-dimensional (3D) package, fine pitch pillar bump is deployed not only to fulfill ever-growing I/O density requirement, but also provides better electrical performance than that of traditionally solder bump [1]. Meanwhile, to maximize die area utilization, die sizes of top and bottom die are generally kept as close as possible, leaving stringent spacing for underfilling, and makes fillet width control and dispense space two great challenges for capillary underfill (CUF). In this paper, test vehicle of fine pitch micro-bump interconnection was achieved by thermal compression bonding (TCB) with Non-Conductive Paste (NCP). This paper addresses development of TCB process with NCP material by different TCB condition and NCP properties to show the correlation between TCB process parameter and NCP material. In order to achieve spherical bump shape, NCP gel time was studied in different bump melting time. Fillet width was studied to control the exceeding area around chip. Void was also studied for TCB parameter adjusting. Finally, reliability test was tested for NCP properties discussion.

Published in:

Electronics Packaging Technology Conference (EPTC), 2011 IEEE 13th

Date of Conference:

7-9 Dec. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.