Cart (Loading....) | Create Account
Close category search window
 

Thin wafer processing - yield enhancement through integrated metrology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Matthias, T. ; EV Group, St. Florian am Inn, Austria ; Burgstaller, D. ; Burggraf, J. ; Kettner, P.
more authors

Thin wafer handling and processing is performed by temporary bonding to a rigid carrier wafer. The rigid carrier wafer gives mechanical support during wafer thinning and backside processing. Finally the thin wafer is debonded from the carrier wafer and attached to a dicing tape on film frame. While this technology has been demonstrated for a couple of years now in pilot line and small volume, it is an entirely different story to transfer such a technology to high volume manufacturing (HVM). Yield is the most important consideration for the transfer to HVM. At this point of the manufacturing flow the device wafers have seen complete front end processing and have a significant inherent value. Furthermore, wafer breakage does not only destroy the wafer, but it might be necessary to take the production tool down for chamber cleaning. However, wafer breakage itself is not the only concern. Defects at the wafer edge can nucleate micro cracks in the die, which can result in device failure at a later point of time. In this paper the potential defects during thin wafer processing are reviewed. A new integrated metrology module is presented, which allows 100% in-line inspection with full wafer scanning.

Published in:

Electronics Packaging Technology Conference (EPTC), 2011 IEEE 13th

Date of Conference:

7-9 Dec. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.