Scheduled Maintenance on January 26, 2015:
IEEE Xplore will be unavailable for approximately 1 hour starting at 10:30 AM ET. We apologize for the inconvenience.
By Topic

Experimental Demonstration of the High-Performance Floating-Body/Gate DRAM Cell for Embedded Memories

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Qingqing Wu ; State Key Lab. of Functional Mater. for Inf., Shanghai Inst. of Microsyst. & Inf. Technol., Shanghai, China ; Jing Chen ; Zhichao Lu ; Zhenming Zhou
more authors

A capacitorless DRAM cell, floating-body/gate cell (FBGC), is experimentally presented with planar partially depleted SOI CMOS technology. The specially designed gate/drain underlap and gate/source overlap of the first transistor enable long worst case retention time as well as the fast write speed. The operation power dissipation is dramatically reduced while maintaining high sense margin. In addition, FBGC demonstrates excellent endurance performance and nondestructive read operation.

Published in:

Electron Device Letters, IEEE  (Volume:33 ,  Issue: 6 )