By Topic

Tradeoff between delay and area in gate sizing using Geometric Programming

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gracieli Posser ; Universidade Federal do Rio Grande do Sul (UFRGS), Instituto de Informática - PPGC/PGMicro Av. Bento Gonçalves 9500 Porto Alegre, RS - Brazil ; Guilherme Flach ; Gustavo Wilke ; Ricardo Reis

A study about the tradeoff between delay and area (power) is presented in this work considering circuit gate sizing. We use a gate sizing tool based on Geometric Programming (GP), where delay is calculated by Elmore delay model. The optimization can be done targeting both delay and area (power) minimization. Tests were performed mapping ISCAS'85 benchmark circuits for 45nm technology. First, circuits were mapped to a typical standard cell library. Then, the gate sizing targeting delay minimization was performed. After, the circuits were sized targeting area considering a delay constraint. Three different delay constraints were considered, the minimum delay given by delay optimization and this minimum delay relaxed by 1% and by 5%. The energy/delay gain (EDG) metric was used to quantify the most efficient tradeoff. Considering the minimum delay, area (power) was reduced in 28.2%, on average. Area (power) was reduced in 41.7%, on average, when the delay was relaxed by 1% and the EDG metric was 41.7. Relaxing delay by 5%, was able to reduce area in 51%, on average, and EDG metric was 10.2.

Published in:

Circuits and Systems (LASCAS), 2012 IEEE Third Latin American Symposium on

Date of Conference:

Feb. 29 2012-March 2 2012