By Topic

Analysis of Degradation Mechanisms in Low-Temperature Polycrystalline Silicon Thin-Film Transistors under Dynamic Drain Stress

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Meng Zhang ; Dept. of Microelectron., Soochow Univ., Suzhou, China ; Mingxiang Wang ; Xiaowei Lu ; Man Wong
more authors

Degradation induced by dynamic drain stress in both n-type and p-type low-temperature polycrystalline silicon thin-film transistors (TFTs) is systematically investigated. A transition-time-dependent hot-carrier (HC) mechanism is attributed to be the dominant degradation mechanism even for stress amplitudes close to the operation condition. Previously proposed nonequilibrium-drain-junction degradation model is further elaborated by including time-dependent carrier emission/recombination process. Different from that of n-type TFTs, a two-stage degradation behavior is first observed in p-type TFTs. By considering the effect of electron trapping in the initial stage on the dynamic HC mechanism in the second stage, degradation of both n-type and p-type TFTs can be consistently understood within a unified model, which also explains the absence of the two-stage degradation in n-type TFTs. Finally, this paper is further extended to show that the unified model should also be applicable to HC degradation induced by dynamic gate stress.

Published in:

Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 6 )