By Topic

Power gradient based Design Space Exploration in high level synthesis for DSP kernels

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pallabi Sarkar ; Ryerson University, Department of Electrical and Computer Engineering Toronto, Canada ; Reza Sedaghat ; Anirban Sengupta

Design Space Exploration (DSE) of integrated scheduling and module selection in high level synthesis for VLSI applications require an accurate optimization technique capable of reaching an optimal/near-optimal solution rapidly. This paper introduces a novel heuristic based multi objective optimization (exploration) process based on power gradient theory that simultaneously reduces the static power consumption at the usage of minimal control step (time step) during scheduling. The proposed iterative power aware integrated optimization approach is based on Priority Indicator (PI) function which is responsible for minimizing allocated hardware functional units during the scheduling process. The quality of final solution obtained by the proposed approach has been compared to a heuristic Genetic Algorithm (GA) based approach. Results for the benchmarks indicate an average power reduction of 11%, improvement in the quality of final solution of 5.07% and reduction in optimization/exploration runtime of 59%.

Published in:

ICM 2011 Proceeding

Date of Conference:

19-22 Dec. 2011