By Topic

Migrating single FPGA chip multiprocessor with network on chip to 65nm and 45nm ASIC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Hammami, O. ; ENSTA ParisTech, Paris, France ; Wang, Z. ; Houzet, D.

Multiprocessor on chip (MPSoC) with network on chip (NoC) are strongly emerging as prime candidates for complex embedded applications. In a general ESL design methodology and for significant size designs the use of prototyping and emulation through FPGA is necessary for intensive validation and test as well as careful design space exploration. Moving a design from FPGA to ASIC questions the gains and benefits which can be achieved both at an architectural level but also at the parallel programming level. In his paper we analyze the migration of an implemented, validated and tested single FPGA chip multiprocessor with network on chip towards 65nm and 45nm ASIC technologies. Our results show that although we can naturally expect an area gain, the working frequency is not significantly augmented in 45nm. This suggests that performance improvement can not be achieved by technology alone and area advantage should be exploited by selecting network on chip components with more aggressive features. This in turn affects parallel programming.

Published in:

Microelectronics (ICM), 2011 International Conference on

Date of Conference:

19-22 Dec. 2011