By Topic

A masked Correlated Power Noise Generator use as a second order DPA countermeasure to secure hardware AES cipher

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Kamoun, N. ; CIRTA''COM Lab., Univ. of Carthage, Ariana, Tunisia ; Bossuet, L. ; Ghazel, A.

In this paper, authors propose a new Second Order Differential Power Analysis (SO-DPA) countermeasure for AES cipher. While published results for SO-DPA are proposing multiple masking solutions and the design of two independent True Random Number Generator (TRNG), the proposed design in this paper uses only one TRNG and combines a simple masking solution with the Correlated Power Noise generator (CPNG) countermeasure. This design optimization led to silicon area overhead reduction by 4% without including the area of the TRNG. Experimental results of FPGA-based hardware implementation are presented to highlight the robustness of the proposed design and its reduced complexity implementation.

Published in:

Microelectronics (ICM), 2011 International Conference on

Date of Conference:

19-22 Dec. 2011