By Topic

Stability of hydrogenated polymorphous silicon thin-film transistors under DC electrical stress

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Brochet, J. ; DIHS, CEA-LETI Minatec, Grenoble, France ; Aventurier, B. ; Templier, F.

The authors fabricated bottom-gate (BG) back-channel etched (BCE) thin-film transistors with hydrogenated polymorphous silicon (pm-Si:H) as the channel material. This material is obtained using the same low-cost plasma-enhanced chemical vapour deposition (PECVD) techniques as amorphous silicon. The authors first show the improvement of the threshold voltage stability of pm-Si:H TFTs under bias stress compared to a-Si:H counterparts. Then, pm-Si:H TFTs degradation is investigated under different gate bias stress conditions. It has been found that the degradation mechanisms are dependent on the gate stress conditions involving state creation in the channel material and charge trapping at the channel/gate SiNx interface.

Published in:

Circuits, Devices & Systems, IET  (Volume:6 ,  Issue: 2 )