By Topic

A 3.1–6.0 GHz CMOS UWB power amplifier with good linearity and group delay variation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
R. Sapawi ; Graduate School of ISEE, Kyushu University, Fukuoka, 819-0395, Japan ; R. K Pokharel ; D. A. A. Mat ; H. Kanaya
more authors

This paper presents a design of 3.1-6.0 GHz power amplifier (PA) 0.18 μm CMOS technology for ultra-wideband (UWB) applications. The UWB PA employs two stages amplifier and inter-stage circuit to provide a wider gain and gain flatness while shunt resistive feedback technique is adopted at the input stage to provide wideband input matching. To obtain high and flat gain, good group delay variation and linearity at the same time, the inductive peaking technique and Class A PA are employed at the first stage and the second stage. The measurement results indicated that the proposed PA design has an average gain of 10±1 dB, an input return loss (S11) less than -6 dB, an output return loss (S22) less than -7 dB, and group delay variation of ±195.5 ps are obtained across the whole band. A good input 1dB compression point of -5 dBm and input third-order intercept point of 5 dBm at 5 GHz are achieved while consuming 30 mW power from 1.8 V supply voltage.

Published in:

Asia-Pacific Microwave Conference 2011

Date of Conference:

5-8 Dec. 2011