By Topic

Cycle precise core based hardware/software system simulation with predictable event propagation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Petrot, F. ; ASIM Dept., Univ. Pierre et Marie Curie, Paris, France ; Hommais, D. ; Greiner, A.

We present a simple technique for efficient cycle precise core based system simulator implementation. We first examine the current communication mechanisms in state-of-the-art digital embedded systems, and notice that few signals depend on signals set during the same cycle. Using a system model based on communicating finite state machines, we build a directed graph whose vertices are the FSMs, and whose arcs are the combinational, also known as Mealy, signals connecting them. We show that it is possible to schedule the order of evaluation of each FSM at compile-time as long as there is no cycle in this graph. We also show that using a topological sort on the graph provides a correct schedule. A system modeled in C including a MIPS R3000 microprocessor core, memories and a few other components interconnected on a PI-Bus simulated using this technique runs at around 150 K cycles per second on a Pentium 120.

Published in:

EUROMICRO 97. New Frontiers of Information Technology., Proceedings of the 23rd EUROMICRO Conference

Date of Conference:

1-4 Sept. 1997