By Topic

Reconfigurable interconnect infrastructure for multi-FPGA-based adaptive multiprocessing systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Faizal A. Samman ; Technische Universität Darmstadt, FB Elektrotechnik und Informationstechnik, Research Group on Microelectronic Systems, Merckstr. 25, 64283 Darmstadt, Germany ; Fran├žois Philipp ; Manfred Glesner

A concept for reconfigurable communication infrastructure for networked control systems is presented in this paper. The communication infrastructure consists of two communication protocols, i.e. wireless communication and wired communication protocols. The concept is dedicated for a hard real-time distributed parameter control system, where each local control module is implemented as a platform with multiple/interconnected reconfigurable and programmable devices such as Field-programmable Gate Arrays (FPGAs) and microcontrollers. Adaptive networked multiprocessing algorithms can be further mapped onto the platform for specific real-time control applications. Data exchanges between multiple control units on a hardware platform are controlled by multicast-enabled switches that are also implemented on the FPGA devices. Data exchanges between platforms in a more complex system are controlled by a wireless standard communication protocol. The exchanged data can be sensor signals, actuating signals and system parameters. A bit-level parallel handshaking interface (PHI) adapter is introduced to handle the inter-switch data communication between the FPGA devices.

Published in:

Computing in Heterogeneous, Autonomous 'N' Goal-Oriented Environments (CHANGE), 2011 1st International Workshop on

Date of Conference:

6-6 March 2011