Cart (Loading....) | Create Account
Close category search window
 

Design and Fabrication of a Silicon Interposer With TSVs in Cavities for Three-Dimensional IC Packaging

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Rong Zhang ; Electron. Packaging Lab., Hong Kong Univ. of Sci. & Technol., Kowloon, China ; Lo, J.C.C. ; Lee, S.W.R.

Flip chip is one of the packaging techniques for high-performance components. There is a greater demand on integrating more functions in a smaller chip nowadays. This leads to the increase of I/O density. Organic substrate is the bottleneck of the high-density packaging. A silicon interposer with through-silicon vias (TSVs) is commonly used to provide a platform with a high wiring density to redistribute I/Os. After I/O redistribution, larger solder joints with a larger pitch can be used to connect the interposer to the organic substrate. In this paper, a TSV-based silicon interposer with a cavity and copper pillars for 3-D packaging is presented. The cavity hosts the flip-chip device. There are copper-filled TSVs in the cavity to provide the electrical interconnections to the backside of the interposer. Flip-chip solder bumps are electroplated on the copper pillars. Subsequent to the flip-chip assembly process, the device is seated in the cavity entirely. The backside of the flip chip is lower than that of the surface of the interposer. This provides a better environment for further die stacking on the surface of the interposer. The microfabrication process of the proposed silicon interposer with TSVs in cavities is discussed in detail.

Published in:

Device and Materials Reliability, IEEE Transactions on  (Volume:12 ,  Issue: 2 )

Date of Publication:

June 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.