By Topic

Optimization of Low Power 7T SRAM Cell in 45nm Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Anie Jain ; Inst. of Technol. & Manage., Gwalior, India ; Sanjay Sharma

In this paper a low power SRAM cell is proposed. In the proposed SRAM topology, additional circuitry has been added to a standard 6T-SRAM cell to improve the performance. A seven transistor (7T) cell at a 45nm feature size in CMOS is proposed to accomplish improvements in stability, power dissipation and performance compared with previous designs for low-power memory operation. By optimizing size and employing the proposed write circuitry scheme, a saving of 45% in power consumption is achieved in memory array operation compared with a conventional 6T SRAM based design. The impact of process variations is investigated in detail, and the CADENCE simulation shows that the 7T SRAM cell has an excellent tolerance to process variations.

Published in:

2012 Second International Conference on Advanced Computing & Communication Technologies

Date of Conference:

7-8 Jan. 2012