By Topic

Ultralow Latency HIL Platform for Rapid Development of Complex Power Electronics Systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Vekić, M.S. ; Fac. of Tech. Sci., Univ. of Novi Sad, Novi Sad, Serbia ; Grabić, S.U. ; Majstorović, D.P. ; Čelanović, I.L.
more authors

Prototyping and verification of complex power electronics (PE) systems and control algorithms is a laborious and time-consuming process. Even when a low-power hardware model is assembled, it enables only a limited insight into the large number of operating points; changes in system parameters regularly demand hardware modifications and always there is the risk of hardware damage. The ultralow-latency Hardware-In-the-Loop (HIL) platform proposed in this paper combines the flexibility, accuracy, and ease of use of state-of-the-art-simulation packages, with the response speed of small power-hardware models. In this way, PE systems-optimization, code-development, and laboratory-testing can be combined into one step, which dramatically accelerates the pace of product prototyping. Low-power hardware-models also suffer from nonscalability, because some parameters such as electrical machine inertia cannot be properly scaled. However, HIL enables control prototyping that covers all operational conditions. In order to demonstrate HIL-based rapid development, the verification of an active damping algorithm for a permanent magnet synchronous generator (PMSG) cascade is performed. Two goals are set in this paper: to verify the developed HIL platform by means of comparison with a low-power hardware setup and then to emulate the real, high-power system in order to test the active damping algorithm.

Published in:

Power Electronics, IEEE Transactions on  (Volume:27 ,  Issue: 11 )