By Topic

Impact of NiPt Thickness Scaling on Contact Resistance From Thin-Body FD SOI to Trigate FETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

11 Author(s)
Akarvardar, K. ; GLOBALFOUNDRIES Inc., Albany, NY, USA ; Rodgers, M. ; Kaushik, V. ; Johnson, C.S.
more authors

The impact of NiPt thickness scaling on total resistance is investigated using short-channel (Lg = 40 nm) nm high-k metal-gate complementary SOI MOSFETs with fin widths varying from 500 nm ("planar single-gate thin-body FD SOI FET") to 25 nm (trigate FET). It is shown that limiting the amount of NiPt available for silicidation becomes increasingly critical as fin width scales due to a reduced silicide-to-silicon interfacial contact area and facilitated silicide encroachment toward the channel. The prevention of Schottky contact by scaling NiPt thickness from 10 to 5 nm on a 20-nm-thick SOI enabled a >; 2 × (NFET) and >; 6 × (PFET) reduction in total resistance along with swing and DIBL improvements on trigate FETs.

Published in:

Electron Device Letters, IEEE  (Volume:33 ,  Issue: 5 )