Cart (Loading....) | Create Account
Close category search window
 

SET Tolerant Dynamic Logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xiaoxuan She ; State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai, China ; Li, N. ; Erstad, D.O.

This paper presents three SET tolerant dynamic logic circuits. The first one uses redundant PMOS transistors in the precharge circuit and dual redundant pull down networks in the evaluation circuit to mitigate SETs effectively. The second one adds two feedback inverters and two PMOS transistors to harden against SET, even in case of two sequential SETs. The third one connects dual redundant pull down networks in series and uses only one feedback inverter and one PMOS transistor to harden against one or two SETs. Simulation and experimental results demonstrate that these proposed schemes can achieve good SET hardening capability.

Published in:

Nuclear Science, IEEE Transactions on  (Volume:59 ,  Issue: 2 )

Date of Publication:

April 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.