By Topic

Deterministic Method to Evaluate the Threshold Voltage Variability Induced by Discrete Trap Charges in Si-Nanowire FETs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Bekaddour, A. ; IMEP-LAHC, Grenoble INP Minatec, Grenoble, France ; Pala, M.G. ; Chabane-Sari, N. ; Ghibaudo, Gerard

We present a theoretical study of the trap-charge-induced variability of threshold voltage in silicon-nanowire FETs. By exploiting full-quantum 3-D simulations, we determine the transfer characteristics in the presence of discrete trap charges at different positions in the gate-stack volume, and hence, we compute the probability density function of these randomly distributed impurities. Assuming a Poisson distribution for the trap charge numbers, we estimate the statistics of the threshold voltage shift induced by such charged defects and evaluate the mean value and standard deviation of the threshold voltage for typical trap density values.

Published in:

Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 5 )