By Topic

A very low power and high throughput AES processor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Fakir Sharif Hossain ; Department of Electrical and Electronic Engineering, International Islamic University Chittagong (Dhaka Campus), Bangladesh ; Md. Liakot Ali ; Musadek Anwarul Al Abedin Syed

We present the design of a very low power and high throughput Advanced Encryption Standard (AES) processor. A sophisticated AES algorithm without sacrificing its security features, throughput and area is used to design the processor. Due to the optimization of the algorithm and a number of design considerations, the processor shows its superiority over other AES processors. The proposed processor is simulated on the FPGA platform and Quartus II development software of Altera device of family Stratix II GX is used to simulate the design. A Power Play Early Power Estimation Tool is used to approximate the power consumption of the proposed processor. Later on the more reliable power analysis tool named Power Play Power Analyzer is used to estimate the static and dynamic power dissipation in the Processor. The high level of system integration along with very low power consumption and high throughput makes the AES processor an ideal choice for a range of application including small computing devices, smart card readers and network applications like WLAN, WPAN, WSN etc.

Note: As originally published there is an error in this document. The author name "Musadek Anwarul AI Abedin Syed" should instead have been listed as "Musaddeque Anwar Al-Abedin Syed." The article PDF remains as originally published.  

Published in:

Computer and Information Technology (ICCIT), 2011 14th International Conference on

Date of Conference:

22-24 Dec. 2011