By Topic

An implementation of a real-time and parallel processing ECG features extraction algorithm in a Field Programmable Gate Array (FPGA)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Weichih Hu ; Chung Yuan Christian University, Chung Li, Taiwan, ROC ; Chun Cheng Lin ; Liang Yu Shyu

The objective of the paper is to report a development of real-time and parallel processing algorithm to implement it into a Field Programmable Gate Array (FPGA) for the electrocardiogram (ECG) signals feature extraction. The prototyped system will be extracting the ECG features and tested as a System on Chip (Soc) design. The performance of algorithm was tested against MATLAB routine and validated results based on the MIT-BIH Arrhythmia database which has been annotated by cardiologists. The ECG signals from five volunteers were acquired, tested, analyzed and displayed in on line. This overall detection tolerance of the algorithm was 0.01 seconds.

Published in:

2011 Computing in Cardiology

Date of Conference:

18-21 Sept. 2011