By Topic

Optimization of circuitry for power and area efficiency by using combination between latch and register

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Nik Azman Nik Hassan ; School of Electrical and Electronic Engineering, Universiti Sains Malaysia, 14300, Nibong Tebal, Penang, Malaysia ; Asrulnizam Bin Abd Manaf ; Leong Chan Ming

The benefits of level sensitive latch-based circuit have been known for some time. Latches offer improvement in power, area and even speed compared to flip-flops. Therefore this paper describes flip-flops replacement by latches to improve power and area of a circuit. Here the straightforward replacement method is used where a flip-flop is replaced by a latch without changing the functionality of the circuit. The method was implemented in Netlist using the core processor by Opencores, OpenRisc 1200 Hyper Pipelined (ORisc1200), as the test case. Experimental result proves reduction in power consumption as well as circuit area has been achieved.

Published in:

Computer Applications and Industrial Electronics (ICCAIE), 2011 IEEE International Conference on

Date of Conference:

4-7 Dec. 2011