By Topic

Low power 12bit 50KS/s R-C SAR ADC implemented based on mismatch analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yongsheng Wang ; Micro-electronic Department, Harbin Institute of Technology, Harbin, China ; Jingyao Sun ; Mingyan Yu ; Fengchang Lai

A low power 12bit 50KS/s R-C SAR (successive approximation) ADC is presented in this paper. A R-C DAC structure and modified sample-hold circuit are presented. For the digits distribution of R-C DAC, the mismatch analysis of capacitors and resistances is emphasized because precision of SAR ADC primarily depends on its DAC. Reasonable layout design can decrease the R-C DAC mismatch. A 12-bit resolution is achieved in 7-5 digits distribution structure of SAR ADC which operates with 1.8 V analog power and 1.8V digital power, is realized in 0.18 μm CMOS 1P6M technology. The SAR ADC draws only 0.54 mW of power and has a maximum conversion frequency of 50 KS/s and SFDR of 81 dB.

Published in:

Optoelectronics and Microelectronics Technology (AISOMT), 2011 Academic International Symposium on

Date of Conference:

12-16 Oct. 2011