By Topic

Hardware friendly motion estimation algorithm and VLSI architecture for H.264/AVC coding

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Yingzhe Liu ; Microelectronics Center, Harbin Institute of Technology, Harbin, China ; Jinxiang Wang ; FangFa Fu

A simple and hardware-oriented motion estimation algorithm based on a 5×5 square shaped search pattern is presented in this paper. High performance VLSI architecture for this algorithm is proposed to increase the coding efficiency. Compared with full search algorithm, the algorithm can speed up 91% coding time with 0.15 dB Peak Signal to Noise Ratio (PSNR) loss and 4% bit rate increase on average. The frequency of the architecture is 200MHz with the 189k logic gates in SIMC 0.18 μm CMOS technology. This architecture has higher performance with less hardware cost than other several architectures and can be applied to high definition H.264/AVC coding in real time.

Published in:

Optoelectronics and Microelectronics Technology (AISOMT), 2011 Academic International Symposium on

Date of Conference:

12-16 Oct. 2011