By Topic

Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Aditya P. Karmarkar ; Synopsys (India) Private Limited, Hyderabad, India ; Xiaopeng Xu ; Kong-Boon Yeap ; Ehrenfried Zschech

The elastic anisotropy of copper through-silicon vias (TSVs) and its impact on performance and reliability in 3-D integrated structures is examined. Copper TSVs exhibit significant amount of elastic anisotropy, particularly for TSVs with very small diameters. The elastic anisotropy manifests itself in terms of different Young's moduli in different directions and results in orientation-dependent stress distributions. The copper anisotropy in TSVs is measured, and the impact on stress-induced mobility variation and structural reliability is examined using an advanced technology computer-aided design simulator. It is observed that both the charge carrier mobility and the structural reliability are affected by the anisotropy and its orientation. The copper anisotropy effects studied here become more prominent for TSVs with small diameters and/or large aspect ratios, and need to be assessed thoroughly in order to design robust 3-D structures.

Published in:

IEEE Transactions on Device and Materials Reliability  (Volume:12 ,  Issue: 2 )