By Topic

A matrix approach to low-voltage low-power log-domain CMOS current-mode adjustable-bandwidth step-gain filter design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Xiaoyu Wang ; Inst. of Electron., Beijing, China ; Haigang Yang ; Tao Yin ; Fei Liu

A novel approach based on state space equation is developed that yields a log-domain CMOS current-mode filter design methodology. Based on this methodology, a practical second-order filter is realized. In the design, most transistors are biased in sub-threshold region. This characteristic leads to the advantages of low voltage and low power. Moreover, the filter has different gain (0dB, -5dB) for the special frequency channel and its bandwidth can be accordingly adapted through the capacitors or the tuning currents. These results demonstrate that the proposed methodology is useful to the current-mode filter design. The second-order filter (1.4 V, 15 μW) is presented in the standard 0.35-μm technology aiming for some extremely low-power and low-voltage applications such as the hearing aid ASIC where the step gain is required to implement. Finally, the high-order filter design through the proposed methodology is also discussed.

Published in:

ASIC (ASICON), 2011 IEEE 9th International Conference on

Date of Conference:

25-28 Oct. 2011