By Topic

Fast dynamic simulation of VLSI circuits using reduced order compact macromodel of standard cells

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Priyadarshi, S. ; NC State Univ., Raleigh, NC, USA ; Kriplani, N. ; Harris, T.R. ; Steer, M.B.

This paper presents a dynamic simulation methodology using a reduced order compact macromodel of standard cells. The standard cell macromodels are formulated with a smaller number of state variables compared to an equivalent transistor-level implementation. This results in significant speed-ups over transistor-level simulation for large scale circuits. Such reduction in state variables also reduces memory usage. The macromodels are based on transistor equations, and simulation using these models produces results in excellent agreement (delay errors below 1%) with transistor-level simulation results. Various examples showing 1.5x-100x reduction in dynamic simulation time and 1.5x-2.8x reduction in memory usage are presented.

Published in:

Behavioral Modeling and Simulation Conference (BMAS), 2010 IEEE International

Date of Conference:

23-24 Sept. 2010