By Topic

A new hardware architecture for H.264 intra prediction frame processing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Xu Shou-Gen ; ShenZhen Grad. Sch., Harbin Inst. of Technol., Shenzhen, China ; Wang Ming-Jiang ; Zuo Shi-Kai

This paper presents a hardware architecture for H.264 intra prediction frame processing. This design reuse some modules according to the common parts of luma 16×16 prediction and chroma 8×8 prediction in architecture and algorithm. Thereby reduces the area of chip and cost, and enhances its market competition. The parallel pipeline is also adopted to enhance the encode efficiency. The top-down design method is adopted in this design. In the beginning the system architecture and C model are designed. Then we implemented the architecture by Verilog HDL. After the ASIC synthesis, which is based on Chartered 0.13μm technology library, it can run 1080P@30 under the clock frequency 102M with 386.46K logic gates. The result of simulation and synthesis show that the timing and area requirement of design are both capable for 1080P@30fps HD applications.

Published in:

Internet Multimedia Systems Architecture and Application (IMSAA), 2011 IEEE 5th International Conference on

Date of Conference:

12-13 Dec. 2011