Cart (Loading....) | Create Account
Close category search window
 

Universal reprogrammable architecture for implementation dedicated image processors based on FPGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Gorgon, M. ; The AGH Technic. Univ. of Krakow, Poland

An universal reprogrammable architecture for implementation of the dedicated image processors (DIP) is presented. This paper considers a new strategy of implementation of the DIP based on replacing specialized hardware by a reprogrammable structure. It affords the possibility of creating a flexible image processing system consisting of a reprogrammable hardware structure. The flexible processing system links real-time hardware processing speed with the flexibility of software processing. A new outlook of software and hardware cooperation and co-design in image processing is presented

Published in:

Image Processing and Its Applications, 1997., Sixth International Conference on  (Volume:2 )

Date of Conference:

14-17 Jul 1997

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.