By Topic

Development of a built-in analog-to-digital converter for a X-ray astronomy detector with the SOI CMOS technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Shinya Nakashima ; Department of Physics, Graduate School of Science, Kyoto University, Kitashirakawa-Oiwake-cho, Sakyo-ku, 606-8502, Japan ; Syukyo G. Ryu ; Takeshi G. Tsuru ; Yasuo Arai
more authors

We have been developing a novel X-ray astronomy detector combined with a CMOS readout circuit on a monolithic chip using the SOI CMOS technology. As a part of the development, we have fabricated a prototype of an analog-to-digital converter (ADC) component aiming for building it into the detector itself. We used the OKI 0.2 μm CMOS fully depleted Silicon-On-Insulator process. The prototype ADC consists of a pre-amplifier and two delta-sigma (ΔΣ) modulators. The two modulators process a series of analog input signal alternately to improve the readout speed (~100 kHz), and output the digital bit-stream signal. An external Field Programmable Gate Array works as a decimation filter and converts the bit-stream signal into a 12-bit digital signal. We evaluated the prototype ADC and obtained the first results as follows: the power consumption of 40 mW, the equivalent input noise of ~80 μV rms, and the integral non-linearity of less than 0.8%.

Published in:

Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2011 IEEE

Date of Conference:

23-29 Oct. 2011