By Topic

A multichannel high-resolution (<5 ps RMS between two channels) Time-to-Digital Converter (TDC) implemented in a field programmable gate array (FPGA)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Bayer, E. ; Digital Technol. Group, Univ. of Kassel, Kassel, Germany ; Zipf, P. ; Traxler, M.

A new FPGA-TDC design implemented on a Virtex-4 FPGA is presented. The motivation of our work was to find the best possible time resolution that can be achieved on this type of FPGA. Since other implementations on this FPGA type have been published we have a good basis for a comparison. The new design is an improved version of our previous 10 ps RMS TDC design [1] that uses dedicated carry-chains for time interpolation purposes and is able to perform two time-measurements in a single carry-chain per hit. In the new design multiple (>;2) measurements can be made in a single chain per hit reaching a time resolution of ~4 ps RMS between two channels.

Published in:

Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2011 IEEE

Date of Conference:

23-29 Oct. 2011