By Topic

Multi-dimensional optimization of charge preamplifier in 0.18 µm CMOS technology for low Power CdTe spectro-imaging system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Presented work is dedicated to research on pixelated CdTe spectro-imaging systems for space applications. The current study is focused on charge amplifier optimization for low dark current (less than 5 pA) and low input capacitance (0.3 to 1 pF) detector front-end. High spatial resolution and minimized power consumption are the most important parameters. Previous studies considered pixel size of approximately 600 μm. With technological advance of packaging systems and CdTe development, the pixel size of the detector and stray capacitance between pixel and electronics can be reduced. Consequently the dark current and the input capacitance will decrease. Our goal is to optimize the electronics readout for the small pixel detector system to approach as close as possible to the physical limits of the CdTe detector spectral resolution. In this article studies on 0.18 μm CMOS technology for a very low power conversion chain are presented.

Published in:

Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2011 IEEE

Date of Conference:

23-29 Oct. 2011