Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

A high throughput turbo decoder VLSI architecture for 3GPP LTE standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Ahmed, A. ; Dept. of Electron., Politec. di Torino, Torino, Italy ; Awais, M. ; ur Rehman, A. ; Maurizio, M.
more authors

This paper presents a highly parallel turbo decoding architecture for 3GPP LTE standard. High throughput is achieved by increasing the decoder parallelism and reducing window sizes. A batcher-sorting-based permutation network is presented which is able to support multi-standard applications. The proposed solution supports all codes specified by 3GPP LTE standard. High coding efficiency is achieved at low computational cost by exploiting an effective scheme for the initialization of forward and backward state metrics. The decoder achieves a maximum throughput of 285 Mbps at 200 MHz, occupying an area of 210 mm2 on 90-nm Standard Cell ASIC technology.

Published in:

Multitopic Conference (INMIC), 2011 IEEE 14th International

Date of Conference:

22-24 Dec. 2011