By Topic

Design of a high performance and low power 1Kb 6T SRAM using bank partitioning method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Verma, K. ; Inst. of Tech. & Manage., Bhilwara, India ; Jaiswal, S.K. ; Khan, M.A.

This paper deals with the design and analysis of 1Kb Static Random Access Memory (SRAM) at 180nm, focusing on optimizing power and delay. The entire SRAM can be divided into 4 blocks with each block having equal capacity of 256b. The key of low power operation in the SRAM is to reduce the wordline capacitance. The sense amplifier is placed below the column decoder circuit. Here only one sense amplifier is used as size of the memory is not large. To reduce power we have used memory bank. Memory bank is selected using block selector circuit. The power dissipation is less in the circuit containing memory bank because in memory bank wordline capacitance are reduced as only one bank is selected at a time and all the other remain in standby mode. Here sense amplifier, bit line conditioning circuit and decoder are also designed and verify various results. All the simulations are performed using IC flow tools at TSMC 180nm technology.

Published in:

Multimedia, Signal Processing and Communication Technologies (IMPACT), 2011 International Conference on

Date of Conference:

17-19 Dec. 2011