By Topic

Performance investigation of DG-FinFET for subthreshold applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pable, S.D. ; Dept. of Electron. Eng., Aligarh Muslim Univ., Aligarh, India ; Imran, A. ; Hasan, M.

Subthreshold circuits have received widespread attention towards fulfilling ultralow power requirement of battery operated portable devices. Si-MOSFET shows huge performance degradation in terms of speed and robustness against variations when operated in subthreshold region. Improving the same will further expand their application area. DG FinFETs are most promising even in subthreshold region which overcomes most of the limitations of Si-MOSFET device. This paper investigates the effect of DG FinFET device parameters on the performance of 1-bit full adder cell and five stage ring oscillator. The work in this paper shows that by optimizing the fin and oxide thicknesses, the subthreshold performance of DG FinFET can be significantly improved. The effect of Process, Voltage, and Temperature (PVT) variation on robustness of circuit has been also explored under subthreshold conditions.

Published in:

Multimedia, Signal Processing and Communication Technologies (IMPACT), 2011 International Conference on

Date of Conference:

17-19 Dec. 2011