By Topic

Performance analysis of SRAM cell for ultralow energy applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. D Pable ; Department of Electronics Engineering, Z.H.College of Engineering and Technology, Aligarh Muslim University, U.P, India ; A. K. Kureshi ; Mohd. Ajmal Kafeel ; Mohd. Hasan

Specific class of applications having moderate throughput and low power budget puts pressing need on ultralow energy level operation of device instead of higher performance. Ultralow energy operation is possible only in subthreshold region and is attractive for hand held devices. However, operating Si-MOSFETs in subthreshold region to achieve low power faces variability and reduced performance problems. Therefore, it is important to investigate the possibility of extending the use of most promising nano device Carbon Nano Tube Field Effect Transistor (CNFET) even for ultra low power (ULP) applications. As SRAM is an important block used in many electronics application therefore this paper investigates CNFET based SRAM for achieving ultralow energy level with better performance. It has been found that the optimized CNFET based cell shows 39% improvement in read SNM, also consume very less leakage power and outperforms in all design features as compared to Si-MOSFET cell.

Published in:

Multimedia, Signal Processing and Communication Technologies (IMPACT), 2011 International Conference on

Date of Conference:

17-19 Dec. 2011