Cart (Loading....) | Create Account
Close category search window
 

Optimized design of hybrid CMOS and CNFET 32 nm dual-X current conveyor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Imran, A. ; Dept. of Electron. Eng., A.M.U., Aligarh, India ; Pable, S.D. ; Islam, A. ; Hasan, M.

There is a rapid need to explore circuit designs in the newly emerging technologies to help extend the saturating Moore's Law. This paper presents the optimized design and performance analysis of Dual-X Current Conveyor with the Hybrid CMOS and CNFET technologies at 32nm technology node. Current Bandwidth, Input and Output Port resistances of the device and the average power dissipated are chosen as the parameters of reference for carrying out the analysis. Simulations have been carried out using HSPICE simulator at a reduced power supply of ±0.9V.

Published in:

Multimedia, Signal Processing and Communication Technologies (IMPACT), 2011 International Conference on

Date of Conference:

17-19 Dec. 2011

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.