By Topic

Power efficient high performance modular hardware accelerator architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Tan, T.C. ; Sch. of Electr. & Electron. Eng., Univ. Sains Malaysia, Nibong Tebal, Malaysia ; Mustaffa, M.T. ; Teh, C.H. ; Leow, W.L.

This paper discuss about a power management unit (PMU) which will be implemented in a modular hardware accelerator. The PMU aims to achieve power savings without significantly affecting the performance of the hardware accelerator by timely switching the power state of the device depending on the traffic accessing it and its operating state. The main methods used for power management would be clock and power gating. However some degrees of Dynamic Voltage and Frequency Scaling can be easily added. The PMU will also provide certain level of programmability and will be able to operate accordingly with the software or driver. The functionality of this unit is verified using ABV Verification Test modules.

Published in:

Research and Development (SCOReD), 2011 IEEE Student Conference on

Date of Conference:

19-20 Dec. 2011