By Topic

Pretest gap mura on TFT LCDs using the interference pattern method

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Rong-Seng Chang ; Dept. of Opt. & Photonics, Nat. Central Univ., Jungli, Taiwan ; Jang-Zern Tsai ; Tung-Yen Li ; Li-Wei Ho
more authors

Mura defect is a problem in Thin Film Transistor Liquid Crystal Display (TFT LCD) panels. Many inspection methods have been utilized such as comparing the gray level or contrast but these may not show the original mura characteristics or cause of the problem. In this study we propose a method to quantize mura panel defects automatically by the shape of the interference pattern. There are three advantages to using this method: (i) decrease the loss of the liquid crystal material (ii) improve the manufacturing process (iii) save manufacturing process time.

Published in:

System Integration (SII), 2011 IEEE/SICE International Symposium on

Date of Conference:

20-22 Dec. 2011