By Topic

Automatic generation of hardware self-organizing map for FPGA implementation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Yamamoto, K. ; Grad. Sch. of Sci. & Eng., Kansai Univ., Suita, Japan ; Oba, Y. ; Rikuhashi, Z. ; Hikawa, H.

Self-organizing map (SOM) proposed by T. Kohonen is a neural network with unsupervised leaning to classify multidimensional vectors. The performance of the SOM implemented in software decreases as the number of neurons or vector dimention increases. Thus, performance acceleration of the SOM by the custom hardware is highly desired. However, compared to the SOM implemented in software, the modification of the hardware SOM design is still time-consuming task. This paper proposes a flexible hardware SOM configuration, and a computer program that generates VHSIC hardware description language (VHDL) code of the hardware SOM was developed.

Published in:

Intelligent Signal Processing and Communications Systems (ISPACS), 2011 International Symposium on

Date of Conference:

7-9 Dec. 2011