By Topic

Thermal effects of die-attach voids location and style on performance of chip level package

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
K. C. Otiaba ; Electronics Manufacturing Engineering Research Group, University of Greenwich, UK ; R. S. Bhatti ; N. N. Ekere ; S. Mallik
more authors

Thermal characterisation of chip-scale packaged power devices is crucial to the development of advanced electronic packages for communication and automotive applications. Solder thermal interface materials (STIMs) are often employed in the packaging of power semiconductors to enhance heat dissipation from the chip to the heat spreader. However, voids formation in STIMs impedes heat flow and could result in increase in the chip peak temperature. Three-dimensional finite element analysis is employed to investigate the thermal effects of lead-free solder void percentages, locations and styles on packaged semiconductor device. The thermal resistance of each voiding case is calculated to evaluate the thermal response of the electronic package. The results show that the thermal resistance and peak temperature of electronic package can significantly increase depending on the percentage, location and style of voids. The results would assist packaging and design engineers in the characterisation of the thermal impacts of different solder void patterns.

Published in:

3rd IEEE International Conference on Adaptive Science and Technology (ICAST 2011)

Date of Conference:

24-26 Nov. 2011