By Topic

Fault-tolerance with dual module redundancy for dynamic reconfigurable FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Qi Zhong Zhou ; Sch. of Autom. Eng., Univ. of Electron. Sci. & Technol. of China, Chengdu, China ; Jing Chen Nan ; Yong Le Xie ; Shu Yan Jiang

Aiming at the reduction of the effects of single event upsets (SEUs) which must be considered in Space applications of Field Programmable Gate Array (FPGA), a novel dependable dual module redundancy (DMR) system based on dynamic configurable FPGAs is presented in this paper. The system can not only detect faults but also recovery the circuits effectively. Using dynamic reconfigurable methodology, the system with low hardware redundancy and high resource utilization is achieved successfully. Through adding redundant comparison test unit, the reliability of system is improved. This new approach has been verified through Xilinx Ml403 development platform equipped with Virtex-4 FPGA chip XC4VFX12. Experimental results verified the effectiveness of the methodology proposed in this paper.

Published in:

Applied Superconductivity and Electromagnetic Devices (ASEMD), 2011 International Conference on

Date of Conference:

14-16 Dec. 2011