Fault-tolerance with dual module redundancy for dynamic reconfigurable FPGAs

Aiming at the reduction of the effects of single event upsets (SEUs) which must be considered in Space applications of Field Programmable Gate Array (FPGA), a novel dependable dual module redundancy (DMR) system based on dynamic configurable FPGAs is presented in this paper. The system can not only detect faults but also recovery the circuits effectively. Using dynamic reconfigurable methodology, the system with low hardware redundancy and high resource utilization is achieved successfully. Through adding redundant comparison test unit, the reliability of system is improved. This new approach has been verified through Xilinx Ml403 development platform equipped with Virtex-4 FPGA chip XC4VFX12. Experimental results verified the effectiveness of the methodology proposed in this paper.